Adaptive Multi-level Blocking Optimization for Sparse Matrix Vector Multiplication on GPU  by Nagasaka, Yusuke et al.
doi: 10.1016/j.procs.2016.05.304 
Adaptive Multi-level Blocking Optimization
for Sparse Matrix Vector Multiplication on GPU
Yusuke Nagasaka1, Akira Nukada1, and and Satoshi Matsuoka1
Tokyo Institute of Technology, Tokyo, Japan
Abstract
Sparse matrix vector multiplication (SpMV) is the dominant kernel in scientiﬁc simulations.
Many-core processors such as GPUs accelerate SpMV computations with high parallelism and
memory bandwidth compared to CPUs; however, even for many-core processors the perfor-
mance of SpMV is still strongly limited by memory bandwidth and lower locality of memory
access to input vector causes further performance degradation. We propose a new sparse matrix
format called the Adaptive Multi-level Blocking (AMB) format, which aggressively reduces the
memory traﬃc in SpMV computation to improve performance. By several optimization tech-
niques such as division and blocking of the given matrix, the column indices are compressed and
the reusability of input vector element in the cache is highly improved. An auto-tuning mech-
anism determines the best set of parameters for each matrix data by estimating the memory
traﬃc and predicting the performance of a given SpMV computation. For 32 matrix datasets
taken from the Sparse Matrix Collection collected by the University of Florida, AMB format
achieves speedups of up to x2.92 compared to NVIDIA’s cuSparse library and up to x1.40 com-
pared to yaSpMV, which was recently proposed and has been the best known library to date
for fast SpMV computation.
Keywords: Sparse matrix format, GPU, SpMV
1 Introduction
Many-core processors such as GPU have numerous computing cores and high-bandwidth mem-
ory to increase computational capability. A vast number of codes and algorithms have been
ported to many-core processors and successfully accelerated. Especially in case of GPUs, many
threads are executed concurrently in order to hide the latency of accessing the device mem-
ory. Although this works eﬃciently for contiguous memory access, random or indirect memory
access degrades the performance. Sparse matrix vector multiplication (SpMV) is a memory in-
tensive kernel that is dominant in various numerical algorithms such as conjugate gradient (CG)
method and page ranks [26]. SpMV typically requires random memory access to input vector
element and, thus, exhibits poor performance. Although there has been many existing work to
improve the performance of SpMV computation on GPU or other many-core processors, their
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improvements are limited to memory bandwidth and they do not exploit the computational
capability of many-core processors.
We propose a state-of-the-art sparse format that reduces memory traﬃc to dramatically
accelerate SpMV computation on GPU. Our new format is called the Adaptive Multi-level
Blocking (AMB) format and employs multiple levels of division and blocking. The AMB format
improves the reusability of input vector elements in GPU cache by column-wise segmentation
of the matrix and compresses the column index of each non-zero element. The AMB format
requires very little memory traﬃc in total, and this is crucial for memory bound kernels. We
evaluate the performance of our AMB format for 32 matrix datasets taken from the Sparse
Matrix Collection at University of Florida [5], and AMB achieves a maximum speedup of x2.92
and an average of x1.74 over NVIDIA’s cuSparse [23]. AMB also reports x1.40 and x1.13 for
peak and average speedups, respectively, over yaSpMV [14]—the recently proposed and most
notably fast SpMV computation library. To utilize our sparse format in practical situation, we
also propose fast auto-tuning mechanism that searches the best set of parameters of AMB for
each matrix dataset by estimating the memory traﬃc and predicting the performance of SpMV
computation.
2 Sparse Matrix Formats
Sparse matrices in various scientiﬁc and engineering applications are generated by using a kind
of discretization such as FEM and FDM. Matrix sizes are very large, however, most of the
elements are actually zeros. For these matrices, sparse matrix formats are designed to reduce
memory usage as well as amount of computations. Coordinated (COO) and Compressed Sparse
Row (CSR) are widely-used sparse formats. More recently, numerous sparse formats have been
proposed for speciﬁc processor architectures or matrices in order to achieve better performance
of SpMV computation [12, 13, 10, 15]. In particular, many researchers have been optimizing
SpMV computation for many-core processors such as GPUs [22, 1, 4]. While CSR format has
been extended for GPU [2, 19, 7, 3, 20], many sparse matrix formats that store the matrix
data in column major ordering have been developed since they have favorable properties for
vector processors and many-core processors. JDS (Jagged Diagonal Storage) format [27], which
was designed for vector processors, has also been optimized for GPU [8, 9], and ELLPACK
[25] based sparse formats have been proposed. Existing sparse formats focused on the issues
speciﬁc to many-core processors. Some sparse formats alleviate the load imbalance caused by
concurrent execution of many threads [17, 6], while other sparse formats improved the locality
of memory access to input vector [18, 24].
The ELLPACK format compresses the non-zero elements along each row, and the numbers
of elements are made to be same with zero-ﬁlling in order to store the matrix data in column
major ordering. ELLPACK is suitable if the rows have similar numbers of non-zero elements
like a banded matrix. In contrast, it is ineﬃcient if the numbers are not balanced because the
number of zero-ﬁlling is much larger. There have been several sparse formats extended from
ELLPACK to alleviate this problem.
Bell et al. proposed the Hybrid format, which combines the ELLPACK and COO formats
[2]. The matrix data is basically covered by ELLPACK and remaining part is represented in
COO format in order to reduce the number of zero-ﬁllings. Hybrid format is implemented in
the cuSparse library provided by NVIDIA as well as the CSR format optimized for NVIDIA’s
GPU.
Kreutzer et al. proposed the SELL-C-σ format [11], which sorts every σ rows by the number
of non-zero elements per row and converts every C rows to the ELLPACK format. By sorting
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and conversion, SELL-C-σ format eﬀectively reduces the number of zero-ﬁllings. The sorting
scope ’σ’ is usually smaller than the matrix size to keep memory access locality in the original
ordering. The parameter ’C’ is the chunk size, which should be set to an architectural property
such as vector register length, warp size or wavefront size.
Segmented formats are our previously proposed formats, which focus on the locality of
memory access to input vector in SpMV computation [18]. Segmented formats divide a matrix
along the column uniformly and each sub-matrix is converted to JDS or SELL-C-σ format,
which has favorable properties for many-core processors. Although our Segmented formats
are able to improve the reusability of the input vector elements in caches, they proportionally
increase the number of additional memory access as the number of the segmentations and
total memory traﬃc in SpMV computation becomes larger. To alleviate this problem, we also
proposed Non-Uniformly Segmented (NUS) formats, which reorder a matrix by the number
of non-zero elements per row and segments the matrix with a variety of segmentation widths.
NUS formats can reduce the number of segmentations with keeping high reusability of the
input vector elements in caches. For large size matrices, however, the additional memory access
strongly aﬀects the performance down because of its sparsity. Therefore, NUS formats can
improve the performance of SpMV only for speciﬁc small size matrices.
3 Proposal
Our previous proposals, Segmented and NUS formats, successfully improved the locality of
memory access to input vector in SpMV computation on GPU. However, total memory traﬃc
became huge and the performance of SpMV computation did not improve for large size ma-
trices. The performance of SpMV computation is strongly limited by the memory bandwidth.
Therefore, the reduction of the memory traﬃc is important to alleviate the memory bound. We
propose AMB format, which largely reduces memory traﬃc not only to matrix data but also to
input vector. First, we explain how AMB format reduces memory traﬃc. Next, we explain the
kernel of SpMV computation and estimation of memory traﬃc. Finally, we explain the scheme
of format conversion with auto-parameter tuning.
3.1 AMB Format
AMB format aims to reduce the memory traﬃc in SpMV computation by being constructed
in three levels of division and blocking; ﬁrst level is column-wise segmentation, second level
is row-wise slicing and third level is blocking of column indices. We call column-wise division
segmentation and row-wise division slicing. Figure 1 shows the state of each level of AMB
format.
First level is column-wise segmentation. AMB format sets one segmentation width and
divides a matrix along the column uniformly. By executing SpMV computation for each sub-
matrix, the locality of memory access to input vector is improved and the memory traﬃc
can be reduced. Although Segmented formats set the segmentation width to match the cache
size, AMB format limits the segmentation width to 65,536 (= 216) columns, which is not an
architecture speciﬁc value, for the compression of column index in the second level division.
Second level is row-wise slicing. Each sub-matrix generated by segmentation in ﬁrst level
is converted into extended SELL-C-σ format. In the same way as SELL-C-σ, AMB format
also sorts each σ rows by the number of non-zero elements per row and converts each C rows
into ELLPACK in order to reduce zero-ﬁlling. AMB format stores the starting oﬀset and the
length of each chunk and the original row index of non-zero elements per row represented in
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Figure 1: AMB format
’CS’, ’CL’ and a pair of ’Permutation oﬀset’ and ’Permutation’ arrays in Figure 1 respectively.
There are three extensions from original the SELL-C-σ format. One is the elimination of the
empty chunk which has no non-zero elements. Second is the compression of column index by
representing 16-bit integer. The AMB format stores the remainder when the original index is
divided by segmentation width as column index. The quotient is stored to upper 16-bit of the
’CL’ array, while the chunk length can be represented in lower 16-bit integer since segmentation
width is not greater than 216 and the chunks, whose length is equal to zero, are removed. Third
is the compression of permutation array. The AMB format sets sorting scope as 32,768 (= 215)
since the zero-ﬁlling is enough reduced without setting larger σ. The AMB format stores the
remainder when the original row index is divided by σ as permutation oﬀset and the quotient
is stored to ’Permutation’. This extended SELL-C-σ extremely reduces the memory usage and
the memory traﬃc in SpMV computation from original SELL-C-σ format.
Third level is blocking of column indices along row. Since AMB sorts the rows in second
level, blocking is limited in a row. One block size is set for each matrix data and AMB
compresses the contiguous column indices. Although the compression rate of column index can
be improved when block size is larger, the number of zero-ﬁlling in value array may increase in
some circumstances. Therefore, the block size should be carefully chosen for each matrix.
3.2 SpMV Kernel in CUDA and Estimation of Memory Traﬃc
The SpMV kernel of each format aﬀects the performance of SpMV computation and should
be carefully implemented to match the architecture and programming language. We propose
the SpMV kernel for AMB format in CUDA environment. SpMV computation of AMB is
constructed in two CUDA kernels. The ﬁrst kernel initializes the output vector with zero,
and the second kernel executes matrix vector multiplication. In the second kernel, one thread
is assigned to each row, and the result of each row is accumulated in the output vector by
atomic operation since column-wise segmentation causes conﬂicting memory accesses to the
same output vector elements. If the block size set in the third level is larger, the chunk length
of the column index becomes shorter and the number of iteration during the matrix vector
multiplication of each row is reduced. This has the same advantage as loop unrolling.
Since SpMV computation is a memory intensive kernel, the performance of SpMV can be
predicted by appropriately estimating the memory traﬃc. We estimate the memory traﬃc of
SpMV computation for the AMB format. The size of matrix is assumed as M ×N . We set the
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Algorithm 1 Format conversion scheme with parameter auto-tuning
Input: Matrix data in CSR
Output: Matrix data in AMB with Best Set of Parameters
1: Column-wise segmentation (segment width = 216)
2: Convert each segment to SELL-C-σ (C = 32, σ = 215)
3: Eliminate empty chunks and compress column index and permutation to 16bit
4: block size ← 1
5: while block size ≤ 10 do
6: Blocking with block size
7: Estimate the memory access and update best block size
8: block size ← block size + 1
9: end while
10: Blocking with best block size
11: thread block size ← 64
12: while thread block size ≤ 512 do
13: Execute SpMV and update best thread block size
14: thread block size ← thread block size ∗ 2
15: end while
variants after format conversion as follows; v is a sizeof ﬂoating point number, nzzf is a number
of value elements with zero-ﬁlling, b is a block size in third level, C is a chunk size in second
level and nC is a number of the chunk. The estimated memory traﬃc for the matrix data is a
sum of ’value’, ’column index’, ’CS’, ’CL’, ’Permutation oﬀset’ and ’Permutation’ since they are
read only once. Because of column-wise segmentation in the ﬁrst level, accessed input vector
elements will be in the cache and the number of global memory access to each input vector
element is expected to be one. For the output vector, in addition to initialization in ﬁrst kernel
of SpMV computation, atomicAdd, which requires one read and one write memory accesses, is
executed for each row. In the result, the estimated memory traﬃc in SpMV computation for
AMB format is: nzzf ∗ (v + 2/b) + nC ∗ (2 ∗ v ∗ C + 2 ∗ C + 10) + (M +N) ∗ v.
3.3 Format Conversion for GPU with Parameter Auto-Tuning
For AMB format, the set of parameters such as block size aﬀects the performance of SpMV
computation. However, searching all combination of the parameters with executions of SpMV
requires expensive preprocessing and it is ineﬃcient in case of real applications. We propose the
conversion scheme for the AMB format to minimize the cost of searching the parameter space.
We devise a fast format conversion using GPU and auto-tuning mechanism, which searches the
best set of parameters of AMB format by estimating the memory traﬃc and the performance
of the SpMV computation. Algorithm 1 shows the auto-tuning mechanism for AMB format. In
this scheme, the matrix data in CSR format is stored on GPU as input data and is converted
into AMB format. The conversion is done from ﬁrst level segmentation to third level blocking.
In third level, this scheme searches the best block size for each matrix. The scheme converts
the matrix data into the AMB format with setting the block size from 1 to 10 and estimates
the memory traﬃc. When the mechanism searches the best block size in the third level, it
does not require redundant conversion of ﬁrst level segmentation and second level slicing. The
block size with minimum estimated memory traﬃc is regarded as best block size. After the
mechanism ﬁnds out the best block size, it starts searching for best thread block size, which
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Table 1: Matrix Data
Matrix Row size Non-zeroes nz/row
af 0 k101 503,625 17,550,675 34.85
af shell3 504,855 17,588,875 34.84
apache2 715,176 4,817,870 6.74
audikw 1 943,695 77,651,847 82.28
BenElechi1 245,874 13,150,496 53.48
bmw7st 1 141,347 7,339,667 51.93
bmwcra 1 148,770 10,644,002 71.55
bone010 986,703 71,666,325 72.63
boneS10 914,898 55,468,422 60.63
Dubcova3 146,689 3,636,649 24.79
ecology2 999,999 4,995,991 5.00
Emilia 923 923,136 41,005,206 44.42
Fault 639 638,802 28,614,564 44.79
Flan 1565 1,564,794 117,406,044 75.03
G2 circuit 150,102 726,674 4.84
G3 circuit 1,585,478 7,660,826 4.83
Matrix Row size Non-zeroes nz/row
Geo 1438 1,437,960 63,156,690 43.92
hood 220,542 10,768,436 48.83
Hook 1498 1,498,023 60,917,445 40.67
inline 1 503,712 36,816,342 73.09
ldoor 952,203 46,522,475 48.86
msdoor 415,863 20,240,935 48.67
oﬀshore 259,789 4,242,673 16.33
parabolic fem 525,825 3,674,625 6.99
pwtk 217,918 11,634,424 53.39
Serena 1,391,349 64,531,701 46.38
shipsec1 140,874 7,813,404 55.46
shipsec5 179,860 10,113,096 56.23
StocF-1465 1,465,137 21,005,389 14.34
thermal2 1,228,045 8,580,313 6.99
thermomech dM 204,316 1,423,116 6.97
tmt sym 726,713 5,080,961 6.99
aﬀects the performance of GPU executions. The mechanism evaluates the performance of the
SpMV computation by setting the thread block size as 64, 128, 256 or 512 and executing the
kernel.
4 Performance Evaluation
We compare the performance of our AMB format and major existing sparse formats, and
evaluate the cost of conversion to AMB format. For our performance evaluations, we utilize the
matrices from the Sparse Matrix Collection at University of Florida [5]. The name and size of
the matrices are summarized in Table 1. We selected 32 positive deﬁnite symmetric matrices
whose row size is larger than 131,072 (= 217) from the collection.
We evaluate the performance of SpMV on NVIDIA Tesla K20X GPU installed on TSUBAME-
KFC. The GPU has 6 GBytes of device memory, being suﬃcient for storing all the matrices
used in this performance evaluations. The bandwidth of device memory is up to 250 GB/sec
and ECC is disabled. The Kepler-generation GPU has 1.5 MByte L2 cache memory shared
by 14 SMX, and each SMX has 48 KByte read-only cache. Input vector elements and arrays
representing the starting oﬀset and size of each chunk in SELL-C-σ and AMB format (CL and
CS arrays in Fig. 1) and ’Permutation oﬀset’ in AMB format are assigned to read-only cache.
Memory accesses to the other arrays bypass the read-only cache. GPU codes are implemented
in CUDA 7.0 and are executed on CentOS Linux 6.4 OS 64bit.
4.1 Performance of SpMV
For the performance evaluation of SpMV computation, we utilize two sparse matrix libraries,
cuSparse and yaSpMV [14], and also we prepare SELL-C-σ, Segmented-SELL-C-σ and NUS-
SELL-C-σ formats. We select CSR, Hybrid and BSR (Block CSR) from cuSparse library, and
the best result of three formats is represented as the performance of cuSparse. The block size of
BSR’s parameter is set to from 1 to 4. BCCOO format and its conversion scheme are provided in
yaSpMV library by Yan et al. We add yaSpMV library for the performance evaluation because
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Figure 2: Performance of SpMV computation in single precision
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Figure 3: Performance of SpMV computation in double precision
it achieved large performance gain compared to existing SpMV library including cuSparse. In
the evaluation, yaSpMV library searches the best parameters for each matrix data, and the
result of SpMV using those best parameters is used as the performance of yaSpMV. The kernel
in double precision is not provided by yaSpMV. We evaluated the performance of SELL-C-
σ with various sorting scopes and select best one for each matrix. For AMB format, SpMV
is executed for all set of parameters and the best result is regarded as AMB’s performance;
segmentation width in ﬁrst level is 65536 (= 216), block size in third level is set from 1 to 10,
and thread block size is set as 64, 128, 256 or 512.
Figure 2 shows the performance of SpMV computations in single precision. Matrices are
listed in ascending order of the average number of non-zero elements per row (= nz/row). If
nz/row is larger than 24, the performance of SpMV computation is high, and especially the
speedup of AMB format is superior to other formats. Our AMB format achieves speedups of
x2.92 on maximum and x1.74 on average compared to cuSparse library, and x1.40 on maximum
and x1.13 on average compared to yaSpMV library. Figure 3 shows the result of double preci-
sion. As well as single precision, our AMB format achieves high speedups compared to existing
formats. However, since the memory traﬃc of value data is larger and the compression rate
becomes lower, the speedups of AMB format are relatively small.
Figure 4 shows the speedups of each level compared to SELL-C-σ format in single precision.
For Seg-SELL-C-σ, the segmentation width is set to 216. Seg-SELL-C-σ employs only ﬁrst
level segmentation and second level slicing. For the large size matrices utilized in this paper,
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Figure 4: Speedup of each level compared to SELL-C-σ format in single precision
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Figure 5: Memory Access Ratio in single precision
Seg-SELL-C-σ does not outperform SELL-C-σ because the additional memory traﬃc, which
Seg-SELL-C-σ format requires, is larger than the reduced memory traﬃc for input vector by
column-wise segmentation. AMB (Level 1, 2) sets the block size in third level to 1. For
most of matrices, AMB (Level 1, 2) achieves speedups compared to SELL-C-σ format. We
ﬁnd the elimination of needless chunks and compression of the column index to 16-bit integer
contribute the speedups of the performance of SpMV. AMB selects best block size in third
level, and shows further speedups. The result also shows the blocking optimization in third
level does not improve the performance when nz/row is small. This is because there are not
enough non-zero elements which have contiguous column indices in each row.
Figure 5 shows the ratio of the memory traﬃc compared to CSR format for each matrix
data. We evaluate the memory traﬃc of SELL-C-σ, BCCOO from yaSpMV and AMB format.
The result shows AMB format eﬀectively reduces the memory traﬃc if nz/row is larger. That is
why AMB format shows superior performance to other formats. On the other hand, in smaller
nz/row, the memory traﬃc of AMB format is not minimum in compared formats, and SELL-C-
σ is most eﬃcient format in terms of memory traﬃc. For these matrices, AMB format requires
atomicAdd operations for output vector, which occupy large percentage in total memory traﬃc.
For most of matrix data, the format with minimum memory traﬃc shows best performance of
SpMV computation compared to other sparse formats.
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Figure 6: Measured and Estimated Memory Traﬃc
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Figure 7: Memory Traﬃc and Execution Time
4.2 Evaluation of Format Conversion
Figure 6 shows the measured and estimated memory traﬃc of AMB format with best set of
parameters. As the correlation coeﬃcient between the measured and estimated memory traﬃc
is 0.999, which is enormously high score, the estimation of the memory traﬃc is correct.
We evaluate whether the estimation of memory traﬃc predicts the performance of SpMV.
Figure 7 shows the estimation of the memory traﬃc and execution time of SpMV computation
for AMB format with best set of parameters. The performance of SpMV computation depends
on the memory traﬃc and we are able to predict the performance of SpMV computation by
estimating the memory traﬃc. For several matrices, the execution time of SpMV computation
is longer than predicted. We ﬁnd load imbalance degrades the performance of SpMV compu-
tation for these matrices. In addition, we evaluate the estimation of memory traﬃc and the
performance of SpMV computation by changing the block size in third level. The block size
which requires smaller memory traﬃc basically shows better performance of SpMV computa-
tion. Therefore, we are able to predict the best block size in third level by estimating the
memory traﬃc. However, if the diﬀerence between the estimation of memory traﬃc is small,
the prediction of best block size in third level may fail.
We evaluate the performance of SpMV computation with auto-tuning mechanism for 32
matrix data. In the result, the mechanism selects best set of parameters for 29 matrix data in
single precision and 28 in double precision. The performance down is up to 8.01% in case that
the best block size for matrix data is not precisely selected. We conclude that our auto-tuning
mechanism selects enough appropriate parameters. The average cost of format conversion into
AMB format is 304 times execution of SpMV computation for AMB format, which can be
negligible in iterative method such as CG method.
5 Related work
There have been several past work focusing on reducing memory traﬃc on GPUs in SpMV
computation.
Maggioni et al. proposed Compressed Adaptive ELL (CoAdELL) format, where column
index is represented in 16-bit or 8bit integer [21]. CoAdELL format is based on delta encoding
technique to utilize the column distances between contiguous non-zero elements in each row.
If the diﬀerence of column indices between non-zero elements is small, the distances can be
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represented in 16-bit or 8-bit integer and the memory footprint is reduced. Since CoAdELL
cannot compress the column index when the non-zero elements is scattered, the compression
rate of CoAdELL is not high. AMB format ensures the compression to 16-bit integer for any
matrices.
Tang et al. proposed Bit-Representation-Optimized (BRO) compression schemes for GPU
[16]. BRO format is also based on delta encoding and the diﬀerence of column indices is
represented in more precise number of bits. Although these bit representation techniques have
been proposed for CPU, they do not work eﬃciently on GPU because the schemes sequentially
execute. BRO format is optimized for GPU by removing these processing. Although BRO
format successfully reduces the memory footprint, the performance of SpMV computation is
not improved so much since it requires additional decompression schemes.
Yan et al. proposed BCCOO format, which focuses on both reduction of memory traﬃc
for matrix data and improving load balance [14]. BCCOO stores the matrix data in extended
COO format with blocking the matrix to reduce the memory usage of the column and row
index. Row index is represented in a bit-ﬂag being diﬀerent from original COO format. When
the computation result of each block is accumulated in SpMV computation, local memory such
as shared memory on GPU is eﬀectively utilized to avoid the access to global memory. Since
BCCOO format requires the precise setting of many parameters such as block size and strategy
in SpMV computation, yaSpMV library provides the auto-tuning mechanism. However, the cost
of preprocessing of parameter tuning is extremely huge since the parameter space of BCCOO
format is large. Our performance evaluation shows AMB format reduces the memory traﬃc and
achieve better performance in SpMV computation compared to BCCOO format since BCCOO
format itself is based on COO format, which requires high memory bandwidth.
6 Conclusion
Accelerating SpMV computation, which is a dominant kernel in many scientiﬁc calculations, is
one of the critical issues for scientiﬁc and engineering applications. We propose a sparse matrix
format, called AMB, that overcomes the two major bottlenecks of SpMV computation: memory
intensive kernel and high cache miss rates caused by random memory accesses to input vector
elements. AMB employs multiple levels of division and blocking optimization techniques to
compress column indices and improve input vector access locality. This results in lower cache
miss rates and signiﬁcantly reduced memory traﬃc. AMB achieves superior performance to
competing formats on NVIDIA Kepler GPU, demonstrating up to x2.92 speedup over NVIDIA’s
cuSparse and up to x1.40 over the notable yaSpMV. We also ﬁnd out the performance of SpMV
computation strongly depends on the memory traﬃc, and we devise the auto-tuning mechanism
for AMB format with best set of parameters by estimating memory traﬃc precisely.
For future work, we plan to investigate the eﬀectiveness of our AMB format on other many-
core processors such as AMD GPUs and Xeon Phi.
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